


# Phase-Locked Loop High–Performance Silicon–Gate CMOS

The 74HC4046A is similar in function to the MC14046 Metal gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC4046A phase-locked loop contains three phase comparators, a voltage-controlled oscillator (VCO) and unity gain op-amp DEMOUT. The comparators have two common signal inputs, COMPIN, and SIGIN. Input SIGIN and COMPIN can be used directly coupled to large voltage signals, or indirectly coupled (with a series capacitor to small voltage signals). The self-bias circuit adjusts small voltage signals in the linear region of the amplifier. Phase comparator 1 (an exclusive OR gate) provides a digital error signal PC1<sub>OUT</sub> and maintains 90 degrees phase shift at the center frequency between SIGIN and COMPIN signals (both at 50% duty cycle). Phase comparator 2 (with leading-edge sensing logic) provides digital error signals PC2<sub>OUT</sub> and PCP<sub>OUT</sub> and maintains a 0 degree phase shift between SIGIN and COMPIN signals (duty cycle is immaterial). The linear VCO produces an output signal VCO<sub>OUT</sub> whose frequency is determined by the voltage of input VCOIN signal and the capacitor and resistors connected to pins C1A, C1B, R1 and R2. The unity gain op-amp output DEMOUT with an external resistor is used where the VCOIN signal is needed but no loading can be tolerated. The inhibit input, when high, disables the VCO and all op-amps to minimize standby power consumption.

Applications include FM and FSK modulation and demodulation, frequency synthesis and multiplication, frequency discrimination, tone decoding, data synchronization and conditioning, voltage–to–frequency conversion and motor speed control.

- Output Drive Capability: 10 LSTTL Loads
- Low Power Consumption Characteristic of CMOS Devices
- Operating Speeds Similar to LSTTL
- Wide Operating Voltage Range: 3.0 to 6.0 V
- Low Input Current: 1.0 µA Maximum (except SIGIN and COMPIN)
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Low Quiescent Current: 80 μA Maximum (VCO disabled)
- High Noise Immunity Characteristic of CMOS Devices
- Diode Protection on all Inputs
- Chip Complexity: 279 FETs or 70 Equivalent Gates



#### ORDERING INFORMATION

Device	Package	Shipping
74HC4046N	DIP-16	2000 / Box
74HC4046M/TR	SOP-16	2500 / Reel



**PIN ASSIGNMENT** 

16 V<sub>CC</sub>

15 PC3<sub>out</sub>

14 SIGin

13 DPC2<sub>out</sub> 12 🛛 R2

9 VCOin

11 🛛 R1 10 DEMout

1•

2

3

4

PC1<sub>out</sub>

PCPout

COMPin [

VCO<sub>out</sub>

INH 🛛 5 C1A 6

C1B 🚺 7 GND 🛛 8

Pin No.	Symbol	Name and Function
1	PCPOUT	Phase Comparator Pulse Output
2	PC1 <sub>OUT</sub>	Phase Comparator 1 Output
3	COMPIN	Comparator Input
4	VCOOUT	VCO Output
5	INH	Inhibit Input
6	C1A	Capacitor C1 Connection A
7	C1B	Capacitor C1 Connection B
8	GND	Ground (0 V) V <sub>SS</sub>
9	VCOIN	VCO Input
10	DEMOUT	Demodulator Output
11	R1	Resistor R1 Connection
12	R2	Resistor R2 Connection
13	PC2 <sub>OUT</sub>	Phase Comparator 2 Output
14	SIGIN	Signal Input
15	PC3 <sub>OUT</sub>	Phase Comparator 3 Output
16	VCC	Positive Supply Voltage

### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	– 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	– 1.5 to V <sub>CC</sub> + 1.5	V
Vout	DC Output Voltage (Referenced to GND)	– 0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
ICC	DC Supply Current, $V_{CC}$ and GND Pins	± 50	mA
PD	Power Dissipation in Still Air Plastic DIP† SOIC Package†	750 500	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP and SOIC Package†	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND  $\leq$  (V<sub>in</sub> or V<sub>out</sub>)  $\leq$  V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C

SOP Package: - 7 mW/ °C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Мах	Unit	
VCC	DC Supply Voltage (Referenced to GND	3.0	6.0	V	
VCC	DC Supply Voltage (Referenced to GNI	2.0	6.0	V	
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Refer	0	VCC	V	
TA	Operating Temperature, All Package Typ	bes	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Pin 5)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns



# [Phase Comparator Section]

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	ranteed Lim	nit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> Volts	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High–Level Input Voltage DC Coupled SIG <sub>IN</sub> , COMP <sub>IN</sub>	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20 \ \mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low–Level Input Voltage DC Coupled SIG <sub>IN</sub> , COMP <sub>IN</sub>	$V_{Out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{Out}  \le 20 \ \mu\text{A}$	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
VOH	Minimum High–Level Output Voltage PCP <sub>OUT</sub> , PCn <sub>OUT</sub>	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 4.0 \text{ mA}$ $ I_{out}  \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	

# [Phase Comparator Section]

DC ELECTRICAL CHARACTERISTICS – continued (Voltages Referenced to GND)

(continued)

				Gua	ranteed Lim	nit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> Volts	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VOL	Maximum Low–Level Output Voltage Qa–Qh PCPOUT, PCnOUT	$\label{eq:Vout} \begin{array}{l} V_{out} = 0.1 \ V \ or \ V_{CC} - 0.1 \ V \\  I_{out}  \leq 20 \ \mu A \end{array}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\label{eq:Vin} \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\  I_{out}  \leq 4.0 \text{ mA} \\  I_{out}  \leq 5.2 \text{ mA} \end{array}$	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Cur- rent SIGIN, COMPIN	V <sub>in</sub> = V <sub>CC</sub> or GND	2.0 3.0 4.5 6.0	$\pm 3.0 \\ \pm 7.0 \\ \pm 18.0 \\ \pm 30.0$	$\pm 4.0 \\ \pm 9.0 \\ \pm 23.0 \\ \pm 38.0$	$\pm 5.0 \\ \pm 11.0 \\ \pm 27.0 \\ \pm 45.0$	μΑ
loz	Maximum Three–State Leakage Current PC2 <sub>OUT</sub>	Output in High–Impedance State $V_{in} = V_{IH} \text{ or } V_{IL}$ $V_{out} = V_{CC} \text{ or } GND$	6.0	± 0.5	±5.0	± 10	μA
Icc	Maximum Quiescent Supply Current (per Package) (VCO disabled) Pins 3, 5 and 14 at V <sub>CC</sub> Pin 9 at GND; Input Leakage at Pins 3 and 14 to be excluded	V <sub>in</sub> = V <sub>CC</sub> or GND  l <sub>out</sub>   = 0 μA	6.0	4.0	40	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

## [Phase Comparator Section]

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input  $t_f$  = 6.0 ns)

		Vcc	Guara	Guaranteed Limit		
Symbol	Parameter	Volts	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
<sup>t</sup> PLH, <sup>t</sup> PHL	Maximum Propagation Delay, SIG <sub>IN</sub> /COMP <sub>IN</sub> to PC1 <sub>OUT</sub> (Figure 1)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
<sup>t</sup> PLH, <sup>t</sup> PHL	Maximum Propagation Delay, SIG <sub>IN</sub> /COMP <sub>IN</sub> to PCP <sub>OUT</sub> (Figure 1)	2.0 4.5 6.0	340 68 58	425 85 72	510 102 87	ns



# [Phase Comparator Section]

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input  $t_r = t_f = 6.0$  ns)

<sup>t</sup> PLH <sup>,</sup> <sup>t</sup> PHL	Maximum Propagation Delay, SIG <sub>IN</sub> /COMP <sub>IN</sub> to PC3 <sub>OUT</sub> (Figure 1)	2.0 4.5 6.0	270 54 46	340 68 58	405 81 69	ns
<sup>t</sup> PLZ, <sup>t</sup> PHZ	Maximum Propagation Delay, SIG $_{\rm IN}/{\rm COMP}_{\rm IN}$ Output Disable Time to ${\rm PC2}_{\rm OUT}$ (Figures 2 and 3)	2.0 4.5 6.0	200 40 34	250 50 43	300 60 51	ns
<sup>t</sup> PZH, <sup>t</sup> PZL	Maximum Propagation Delay, SIG <sub>IN</sub> /COMP <sub>IN</sub> Output Enable Time to PC2 <sub>OUT</sub> (Figures 2 and 3)	2.0 4.5 6.0	230 46 39	290 58 49	345 69 59	ns
<sup>t</sup> TLH <sup>,</sup> <sup>t</sup> THL	Maximum Output Transition Time (Figure 1)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns

# [VCO Section]

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					G	uarante	ed Lim	it				
Symbol	Parameter	Test Conditions	V <sub>CC</sub> Volts		5 to °C	≤ <b>8</b>	5°C	≤ 12	25°C	Unit		
VIH	Minimum High–Level Input Voltage INH	$\begin{aligned} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20 \ \mu\text{A} \end{aligned}$	3.0 4.5 6.0	2.1 3.15 4.2		3.15 3.15		3.15 3.15		V		
VIL	Maximum Low–Level Input Voltage INH	$\begin{aligned} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  \leq 20 \ \mu\text{A} \end{aligned}$	3.0 4.5 6.0	0.90 1.35 1.8		1.	.9 35 .8	1.	.9 35 .8	V		
VOH	Minimum High–Level Output Voltage VCO <sub>OUT</sub>	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20 μA	3.0 4.5 6.0	4	.9 .4 .9	4	.9 .4 .9	4	.9 .4 .9	V		
		$ \begin{aligned} & V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\ &  I_{\text{out}}  \leq 4.0 \text{ mA} \\ &  I_{\text{out}}  \leq 5.2 \text{ mA} \end{aligned} $	4.5 6.0		98 48		84 34		.7 .2			
V <sub>OL</sub>	Maximum Low–Level Output Voltage VCO <sub>OUT</sub>	$\begin{aligned} V_{out} &= 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  &\leq 20 \ \mu\text{A} \end{aligned}$	3.0 4.5 6.0	0	0.1 0.1 0.1 0.1 0.1 0.1		0.1		0.1		.1 .1 .1	V
		$ \begin{aligned} & V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\ &  I_{\text{out}}  \leq 4.0 \text{ mA} \\ &  I_{\text{out}}  \leq 5.2 \text{ mA} \end{aligned} $	4.5 6.0		0.26 0.26		0.33 0.33					
l <sub>in</sub>	Maximum Input Leakage Current INH, VCO <sub>IN</sub>	$V_{in} = V_{CC}$ or GND	6.0	0	.1	1	1.0		.0	μA		
				Min	Max	Min	Max	Min	Max			
VVCOIN	Operating Voltage Range at VCO <sub>IN</sub> over the range specified for R1; For linearity see Fig. 15A, Parallel value of R1 and R2 should be > $2.7 \text{ k}\Omega$	INH = VIL	3.0 4.5 6.0	0.1 0.1 0.1	1.0 2.5 4.0	0.1 0.1 0.1	1.0 2.5 4.0	0.1 0.1 0.1	1.0 2.5 4.0	V		
R1	Resistor Range		3.0 4.5 6.0	3.0 3.0 3.0	300 300 300	3.0 3.0 3.0	300 300 300	3.0 3.0 3.0	300 300 300	kΩ		
R2			3.0 4.5 6.0	3.0 3.0 3.0	300 300 300	3.0 3.0 3.0	300 300 300	3.0 3.0 3.0	300 300 300			
C1	Capacitor Range		3.0 4.5 6.0	40 40 40	No Limit					pF		



## [VCO Section]

AC ELECTRICAL CHARACTERISTICS ( $C_L$  = 50 pF, Input  $t_r$  =  $t_f$  = 6.0 ns)


			Guaranteed Limit						
		Vcc	- 55 to 25°C ≤ 85°C		≤ 85°C ≤ 125°C		]		
Symbol	Parameter	Volts	Min	Max	Min	Max	Min	Max	Unit
$\Delta f/T$	Frequency Stability with Temperature Changes (Figure 13A, B, C)	3.0 4.5 6.0							%/K
fo	VCO Center Frequency (Duty Factor = 50%) (Figure 14A, B, C, D)	3.0 4.5 6.0	3 11 13						MHz
ΔfVCO	VCO Frequency Linearity	3.0 4.5 6.0	See Figures 15A, B, C					%	
9 VCO	Duty Factor at VCO <sub>OUT</sub>	3.0 4.5 6.0	Typical 50%					%	

## [Demodulator Section] DC ELECTRICAL CHARACTERISTICS

				Guaranteed Limit								
			Vcc	V <sub>CC</sub> - 55 t		– 55 to 25°		≤ 85°C		≤ 125°C		
Symbol	Parameter	Test Conditions	Volts	Min	Max	Min	Max	Min	Max	Unit		
RS	Resistor Range	At RS > 300 kΩ the Leakage Current can Influence VDEM <sub>OUT</sub>	3.0 4.5 6.0	50 50 50	300 300 300					kΩ		
VOFF	Offset Voltage VCO <sub>IN</sub> to VDEM <sub>OUT</sub>	Vi = VVCO <sub>IN</sub> = 1/2 V <sub>CC</sub> ; Values taken over RS Range.	3.0 4.5 6.0	See Figure 12						mV		
RD	Dynamic Output Resistance at DEM <sub>OUT</sub>	$VDEM_{OUT} = 1/2 V_{CC}$	3.0 4.5 6.0	Typical 25 Ω						Ω		



## SWITCHING WAVEFORMS










Figure 2.







\*INCLUDES ALL PROBE AND JIG CAPACITANCE

Figure 4. Test Circuit



## DETAILED CIRCUIT DESCRIPTION

### Voltage Controlled Oscillator/Demodulator Output

The VCO requires two or three external components to operate. These are R1, R2, C1. Resistor R1 and Capacitor C1 are selected to determine the center frequency of the VCO (see typical performance curves Figure 14). R2 can be used to set the offset frequency with 0 volts at VCO input. For example, if R2 is decreased, the offset frequency is increased. If R2 is omitted the VCO range is from 0 Hz. The effect of R2 is shown in Figure 24, typical performance curves. By increasing the value of R2 the lock range of the PLL is increased and the gain (volts/Hz) is decreased. Thus, for a narrow lock range, large swings on the VCO input will cause less frequency variation.

Internally, the resistors set a current in a current mirror, as shown in Figure 5. The mirrored current drives one side of the capacitor. Once the voltage across the capacitor charges up to  $V_{ref}$  of the comparators, the oscillator logic flips the capacitor which causes the mirror to charge the opposite side of the capacitor. The output from the internal logic is then taken to VCO output (Pin 4).

The input to the VCO is a very high impedance CMOS input and thus will not load down the loop filter, easing the filters design. In order to make signals at the VCO input accessible without degrading the loop performance, the VCO input voltage is buffered through a unity gain Op–amp to Demod Output. This Op–amp can drive loads of 50K ohms or more and provides no loading effects to the VCO input voltage (see Figure 12).

An inhibit input is provided to allow disabling of the VCO and all Op–amps (see Figure 5). This is useful if the internal VCO is not being used. A logic high on inhibit disables the VCO and all Op–amps, minimizing standby power consumption.




Figure 5. Logic Diagram for VCO

The output of the VCO is a standard high speed CMOS output with an equivalent LS–TTL fan out of 10. The VCO output is approximately a square wave. This output can either directly feed the COMPIN of the phase comparators or

feed external prescalers (counters) to enable frequency synthesis.



### **Phase Comparators**

All three phase comparators have two inputs, SIG<sub>IN</sub> and COMP<sub>IN</sub>. The SIG<sub>IN</sub> and COMP<sub>IN</sub> have a special DC bias network that enables AC coupling of input signals. If the signals are not AC coupled, standard 74HC input levels are required. Both input structures are shown in Figure 6. The

outputs of these comparators are essentially standard 74HC outputs (comparator 2 is TRI–STATEABLE). In normal operation  $V_{CC}$  and ground voltage levels are fed to the loop filter. This differs from some phase detectors which supply a current to the loop filter and should be considered in the design. (The MC14046 also provides a voltage).





Figure 6. Logic Diagram for Phase Comparators

### Phase Comparator 1

This comparator is a simple XOR gate similar to the 74HC86. Its operation is similar to an overdriven balanced modulator. To maximize lock range the input frequencies must have a 50% duty cycle. Typical input and output waveforms are shown in Figure 7. The output of the phase detector feeds the loop filter which averages the output voltage. The frequency range upon which the PLL will lock onto if initially out of lock is defined as the capture range. The capture range for phase detector 1 is dependent on the loop filter design. The capture range can be as large as the lock range, which is equal to the VCO frequency range.

To see how the detector operates, refer to Figure 7. When two square wave signals are applied to this comparator, an output waveform (whose duty cycle is dependent on the phase difference between the two signals) results. As the phase difference increases, the output duty cycle increases and the voltage after the loop filter increases. In order to achieve lock when the PLL input frequency increases, the VCO input voltage must increase and the phase difference between COMPIN and SIGIN will increase. At an input frequency equal to f<sub>min</sub>, the VCO input is at 0 V. This requires the phase detector output to be grounded; hence, the two input signals must be in phase. When the input frequency is  $f_{max}$ , the VCO input must be  $V_{CC}$  and the phase detector inputs must be 180 degrees out of phase.



#### Figure 7. Typical Waveforms for PLL Using Phase Comparator 1

The XOR is more susceptible to locking onto harmonics of the SIG<sub>IN</sub> than the digital phase detector 2. For instance, a signal 2 times the VCO frequency results in the same output duty cycle as a signal equal to the VCO frequency. The difference is that the output frequency of the 2f example is twice that of the other example. The loop filter and VCO range should be designed to prevent locking on to harmonics.



#### **Phase Comparator 2**

This detector is a digital memory network. It consists of four flip–flops and some gating logic, a three state output and a phase pulse output as shown in Figure 6. This comparator acts only on the positive edges of the input signals and is independent of duty cycle.

Phase comparator 2 operates in such a way as to force the PLL into lock with 0 phase difference between the VCO output and the signal input positive waveform edges. Figure 8 shows some typical loop waveforms. First assume that SIG<sub>IN</sub> is leading the COMP<sub>IN</sub>. This means that the VCO's frequency must be increased to bring its leading edge into proper phase alignment. Thus the phase detector 2 output is set high. This will cause the loop filter to charge up the VCO input, increasing the VCO frequency. Once the leading edge of the COMP<sub>IN</sub> is detected, the output goes TRI–STATE holding the VCO input at the loop filter voltage. If the VCO still lags the SIG<sub>IN</sub> then the phase detector will again charge up the VCO input for the time between the leading edges of both waveforms.

If the VCO leads the SIG<sub>IN</sub> then when the leading edge of the VCO is seen; the output of the phase comparator goes low. This discharges the loop filter until the leading edge of the SIG<sub>IN</sub> is detected at which time the output disables itself again. This has the effect of slowing down the VCO to again make the rising edges of both waveforms coincidental.

When the PLL is out of lock, the VCO will be running either slower or faster than the  $SIG_{IN}$ . If it is running slower the phase detector will see more  $SIG_{IN}$  rising edges and so the output of the phase comparator will be high a majority of the time, raising the VCO's frequency. Conversely, if the VCO is running faster than the SIG<sub>IN</sub>, the output of the detector will be low most of the time and the VCO's output frequency will be decreased.

As one can see, when the PLL is locked, the output of phase comparator 2 will be disabled except for minor corrections at the leading edge of the waveforms. When  $PC_2$  is TRI–STATED, the PCP output is high. This output can be used to determine when the PLL is in the locked condition.

This detector has several interesting characteristics. Over the entire VCO frequency range there is no phase difference between the COMP<sub>IN</sub> and the SIG<sub>IN</sub>. The lock range of the PLL is the same as the capture range. Minimal power was consumed in the loop filter since in lock the detector output is a high impedance. When no SIG<sub>IN</sub> is present, the detector will see only VCO leading edges, so the comparator output will stay low, forcing the VCO to  $f_{min}$ .

Phase comparator 2 is more susceptible to noise, causing the PLL to unlock. If a noise pulse is seen on the SIG<sub>IN</sub>, the comparator treats it as another positive edge of the SIG<sub>IN</sub> and will cause the output to go high until the VCO leading edge is seen, potentially for an entire  $SIG_{IN}$  period. This would cause the VCO to speed up during that time. When using PC<sub>1</sub>, the output of that phase detector would be disturbed for only the short duration of the noise spike and would cause less upset.

### **Phase Comparator 3**

This is a positive edge-triggered sequential phase detector using an RS flip-flop as shown in Figure 6. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG<sub>IN</sub> and COMP<sub>IN</sub>

are not important. It has some similar characteristics to the edge sensitive comparator. To see how this detector works, assume input pulses are applied to the SIG<sub>IN</sub> and COMP<sub>IN</sub>'s as shown in Figure 9. When the SIG<sub>IN</sub> leads the COMP<sub>IN</sub>, the flop is set. This will charge the loop filter and cause the VCO to speed up, bringing the comparator into phase with the SIG<sub>IN</sub>. The phase angle between SIG<sub>IN</sub> and COMP<sub>IN</sub> varies from 0° to 360° and is 180° at  $f_0$ . The voltage swing for PC<sub>3</sub> is greater than for PC<sub>2</sub> but consequently has more ripple in the signal to the VCO. When no SIG<sub>IN</sub> is present the VCO will be forced to  $f_{max}$  as opposed to  $f_{min}$  when PC<sub>2</sub> is used.

The operating characteristics of all three phase comparators should be compared to the requirements of the system design and the appropriate one should be used.




Figure 8. Typical Waveforms for PLL Using Phase Comparator 2





Figure 9. Typical Waveform for PLL Using Phase Comparator 3



# 74HC4046








Figure 12. Offset Voltage at Demodulator Output as a Function of VCO<sub>IN</sub> and R<sub>S</sub>




Figure 13B. Frequency Stability versus Ambient Temperature: V<sub>CC</sub> = 4.5 V




Figure 11. Input Current at SIG<sub>IN</sub>, COMP<sub>IN</sub> with  $\Delta$ V<sub>I</sub> = 500 mV at Self–Bias Point






Figure 13A. Frequency Stability versus Ambient Temperature: V<sub>CC</sub> = 3.0 V







# 74HC4046

 $V_{CC} = 6.0 V_{-}$ 

R1 = 3.0 kΩ

 $C1 = 0.1 \,\mu\text{F}$ 

3.5

4.0

3.0




Figure 14B. VCO Frequency (fVCO) as a Function of the VCO Input Voltage (VVCOIN)

2.0

2.5





Figure 14D. VCO Frequency (f<sub>VCO</sub>) as a Function of the VCO Input Voltage (VVCOIN)



LINEARITY =  $(f_0' - f_0) / f_0'$  x 100%

Figure 15A. Frequency Linearity versus R1, C1 and VCC

R1 (kΩ)

102


101

Figure 15B. Definition of VCO Frequency Linearity

-2.0 10<sup>0</sup>

103








Figure 18. DC Power Dissipation of Demodulator versus Rs




Figure 17. Power Dissipation versus R2





Figure 19. VCO Center Frequency versus C1



# 74HC4046






Figure 24. R2 versus Frequency Lock Range (2fL)