

# **Current Mode PWM Controller**

### **GENERAL DESCRIPTION**

HG2263 is a highly integrated current mode PWM control IC optimized for high performance, low standby power and cost effective offline flyback converter applications in sub 30W range.

PWM switching frequency at normal operation is externally programmable and trimmed to tight range. At no load or light load condition, the IC operates in extended 'burst mode' to minimize switching loss. Lower standby power and higher conversion efficiency is thus achieved.

VDD low startup current and low operating current contribute to a reliable power on startup design with HG2263. A large value resistor could thus be used in the startup circuit to minimize the standby power.

The internal slope compensation improves system large signal stability and reduces the possible subharmonic oscillation at high PWM duty cycle output. Leading-edge blanking on current sense(CS) input removes the signal glitch due to snubber circuit diode reverse recovery and thus greatly reduces the external component count and system cost in the design.

HG2263 offers complete protection coverage with automatic self-recovery feature including Cycle-by-Cycle current limiting (OCP), over load protection (OLP), VDD over voltage clamp and under voltage lockout (UVLO). The Gate-drive output is clamped to maximum 18V to protect the power MOSFET.

Excellent EMI performance is achieved with On-Bright proprietary frequency shuffling technique together with soft switching control at the totem pole gate drive output. Tone energy at below 20KHZ is minimized in the design and audio noise is eliminated during operation. HG2263 is offered in SOT23-6, SOP-8 and DIP-8 packages.

### FEATURES

- On-Bright Proprietary Frequency Shuffling Technology for Improved EMI Performance.
- Extended Burst Mode Control For Improved Efficiency and Minimum Standby Power Design
- Audio Noise Free Operation
- External Programmable PWM Switching Frequency
- Internal Synchronized Slope Compensation
- Low VDD Startup Current and Low Operating Current (1.4mA)
- Leading Edge Blanking on Current Sense Input
- Good Protection Coverage With Auto Self-Recovery
  - VDD Over Voltage Clamp and Under Voltage Lockout with Hysteresis (UVLO)
  - Gate Output Maximum Voltage Clamp (18V)
  - On-Bright Proprietary Line Input Compensated Cycle-by-Cycle Over-current Threshold Setting For Constant Output Power Limiting Over Universal Input Voltage Range.
  - o Overload Protection (OLP)

### **APPLICATIONS**

Offline AC/DC flyback converter for

- Battery Charger
- Power Adaptor
- Set-Top Box Power Supplies
- Open-frame SMPS



# TYPICAL APPLICATION



### **GENERAL INFORMATION**

### **Pin Configuration**

The HG2263 is offered in SOT23-6, DIP8 and SOP8 packages, shown as below.



### **TERMINAL ASSIGNMENTS**

Part Number	Description
HG2263MP	SOT23-6, Pb-free
HG2263AP	DIP8, Pb-free
HG2263CP	SOP8, Pb-free

#### **Package Dissipation Rating**

Package	RθJA (°C/W)	
DIP8	90	
SOP8	150	
SOT23-6	200	

#### **Absolute Maximum Ratings**

Parameter	Value
VDD DC Supply Voltage	30 V
VDD Clamp Voltage	34V
VDD DC Clamp Current	10 mA
V <sub>FB</sub> Input Voltage	-0.3 to 7V
V <sub>SENSE</sub> Input Voltage to Sense	-0.3 to 7V
Pin	
V <sub>RI</sub> Input Voltage to RI Pin	-0.3 to 7V
Min/Max Operating Junction	-20 to 150 °C
Temperature T <sub>J</sub>	
Min/Max Storage Temperature	-55 to 160 °C
T <sub>stg</sub>	

**Note:** Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

Pin Name	I/O	Description
GND	Р	Ground
FB	Ι	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and
		SENSE pin input.
RI	Ι	Internal Oscillator frequency setting pin. A resistor connected between RI and GND sets
		the PWM frequency.
SENSE	Ι	Current sense input pin. Connected to MOSFET current sensing resistor node.
VDD	Р	Chip DC power supply pin.
GATE	0	Totem-pole gate drive output for the power MOSFET.

# **RECOMMENDED OPERATING CONDITION**

Symbol	Parameter	Min	Unit
		Max	
VDD	VDD Supply Voltage	10 to 30	V
RI	RI Resistor Value	100	Kohm
T <sub>A</sub>	Operating Ambient Temperature	-20 to 85	°C



# **BLOCK DIAGRAM**





# **ESD INFORMATION**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
HBM	Human Body Model	MIL-STD		3		KV
MM	Machine Model	JEDEC-STD		150		V

### **ELECTRICAL CHARACTERISTICS**

$(T_A = 25^{\circ}C \text{ if not ot})$	herwise noted)						
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
Supply Voltage (VDD)							
I_VDD_Startup	VDD Start up Current	VDD=12.5V, RI=100K Measure Leakage current into VDD		3	20	uA	
I_VDD_Ops	Operation Current	VDD=16V, RI=100Kohm, V <sub>FB</sub> =3V		1.4		mA	
UVLO(ON)	VDD Under Voltage Lockout Enter		7.8	8.8	9.8	V	
UVLO(OFF)	VDD Under Voltage Lockout Exit (Recovery)		13	14	15	V	
VDD_Clamp	VDD Zener Clamp Voltage	$I_{VDD} = 10 \text{ mA}$		34		V	
Feedback Input S	ection(FB Pin)					•	
A <sub>VCS</sub>	PWM Input Gain	$\Delta  \mathbf{V}_{\mathrm{FB}} / \Delta  \mathbf{V}_{\mathrm{cs}}$		2.0		V/V	
V <sub>FB</sub> Open	V <sub>FB</sub> Open Loop Voltage			4.8		V	
I <sub>FB</sub> _Short	FB pin short circuit current	Short FB pin to GND and measure current		0.8		mA	
V <sub>TH</sub> _0D	Zero Duty Cycle FB Threshold Voltage	VDD = 16V, RI=100Kohm			0.75	V	
V <sub>TH</sub> _PL	Power Limiting FB Threshold Voltage			3.7		V	
T <sub>D</sub> _PL	Power limiting Debounce Time			35		mSec	
Z <sub>FB</sub> IN	Input Impedance			6		Kohm	
DC_MAX	Maximum Duty Cycle	VDD=18V, RI=100Kohm, FB=3V, CS=0		75		%	
Current Sense In	put(Sense Pin)						
T_blanking	Leading edge blanking time	RI = 100  Kohm		300		ns	
Z <sub>SENSE</sub> IN	Input Impedance			40		Kohm	
T <sub>D</sub> OC	Over Current Detection and Control Delay	VDD = 16V, CS>V <sub>TH</sub> OC, FB=3.3V		75		nSec	
V <sub>TH</sub> OC	Over Current Threshold Voltage at zero Duty Cycle	FB=3.3V, RI=100 Kohm	0.70	0.75	0.80	V	
Oscillator	1	1			1	1	
F <sub>osc</sub>	Normal Oscillation Frequency	RI = 100 Kohm	60	65	70	KHZ	



Af Tomp	Fraguanau	VDD = 16V		5		0/	
	Trequency	VDD = 10V,		5		70	
	Temperature Stability	$RI=100Kohm$ , $T_A - 20^{\circ}C$					
		to 100 °C					
$\Delta f_VDD$	Frequency Voltage	VDD = 12-25V,		5		%	
	Stability	RI=100Kohm					
RI_range	Operating RI Range		50	100	150	Kohm	
V_RI_open	RI open load voltage			2		V	
F <sub>osc</sub> BM	Burst Mode Base	VDD = 16V, RI =		22		KHZ	
	Frequency	100Kohm					
Gate Drive Outpu	ıt						
VOL	Output Low Level	VDD = 16V, Io = -20 mA			0.8	V	
VOH	Output High Level	VDD = 16V, Io = 20 mA	10			V	
V_Clamp	Output Clamp			18		V	
	Voltage Level						
T_r	Output Rising Time	VDD = 16V, CL = 1nf		220		nSec	
T_f	Output Falling Time	VDD = 16V, CL = 1nf		70		nSec	
Frequency Shuffling							
$\Delta f OSC$	Frequency	RI=100K	-3		3	%	
	Modulation range						
	/Base frequency						
f shuffling	Shuffling Frequency	RI=100K		64		HZ	



### CHARACTERIZATION PLOTS

VDD = 16V, RI = 100 Kohm,  $T_A = 25^{\circ}C$  condition applies if not otherwise noted.





















### **OPERATION DESCRIPTION**

The HG2263 is a highly integrated PWM controller IC optimized for offline flyback converter applications in sub 30W power range. The extended burst mode control greatly reduces the standby power consumption and helps the design easily meet the international power conservation requirements.

#### • Startup Current and Start up Control

Startup current of HG2263 is designed to be very low so that VDD could be charged up above UVLO threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet provides reliable startup in application. For AC/DC adaptor with universal input range design, a 2 M $\Omega$ , 1/8 W startup resistor could be used together with a VDD capacitor to provide a fast startup and low power dissipation solution.

### • Operating Current

The Operating current of HG2263 is low at 1.4mA. Good efficiency is achieved with HG2263 low operating current together with extended burst mode control features.

### • Frequency shuffling for EMI improvement

The frequency Shuffling/jittering (switching frequency modulation) is implemented in HG2263. The oscillation frequency is modulated with a random source so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore reduces system design challenge.

### • Extended Burst Mode Operation

At zero load or light load condition, majority of the power dissipation in a switching mode power supply is from switching loss on the MOSFET transistor, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. Reducing switching events leads to the reduction on the power loss and thus conserves the energy.

HG2263 self adjusts the switching mode according to the loading condition. At from no load to light/medium load condition, the FB input drops below burst mode threshold level. Device enters Burst Mode control. The Gate drive output switches only when VDD voltage drops below a preset level and FB input is active to output an on state. Otherwise the gate drive remains at off state to minimize the switching loss and reduces the standby power consumption to the greatest extend. The frequency control also eliminates the audio noise at any loading conditions.

#### Oscillator Operation

A resistor connected between RI and GND sets the constant current source to charge/discharge the internal cap and thus the PWM oscillator frequency is determined. The relationship between RI and switching frequency follows the below equation within the specified RI in Kohm range at nominal loading operational condition.

$$F_{OSC} = \frac{6500}{RI(Kohm)}(Khz)$$

• **Current Sensing and Leading Edge Blanking** Cycle-by-Cycle current limiting is offered in HG2263 current mode PWM control. The switch current is detected by a sense resistor into the sense pin. An internal leading edge blanking circuit chops off the sense voltage spike at initial MOSFET on state due to Snubber diode reverse recovery so that the external RC filtering on sense input is no longer required. The current limit comparator is disabled and thus cannot turn off the external MOSFET during the blanking period. PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

### Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

### • Gate Drive

HG2263 Gate is connected to an external MOSFET gate for power switch control. Too weak the gate drive strength results in higher conduction and switch loss of MOSFET while too strong gate drive output compromises the EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 18V clamp is added for MOSFET gate protection at higher than expected VDD input.



#### • Protection Controls

Good power supply system reliability is achieved with its rich protection features including Cycle-by-Cycle current limiting (OCP), Over Load Protection (OLP) and over voltage clamp, Under Voltage Lockout on VDD (UVLO).

With On-Bright Proprietary technology, the OCP threshold tracks PWM Duty cycles and is line voltage compensated to achieve constant output power limit over the universal input voltage range with recommended reference design.

At overload condition when FB input voltage exceeds power limit threshold value for more than TD\_PL, control circuit reacts to shut down the output power MOSFET. Device restarts when VDD voltage drops below UVLO limit.

VDD is supplied by transformer auxiliary winding output. It is clamped when VDD is higher than threshold value. The power MOSFET is shut down when VDD drops below UVLO limit and device enters power on start-up sequence thereafter.